Efficiently Computing Latency Distributions by Combined Performance Evaluation Techniques∗

نویسندگان

  • Freek van den Berg
  • Boudewijn R. Haverkort
  • Jozef Hooman
چکیده

Service-oriented systems are designed for interconnecting with other systems. The provided services face timing constraints, the so-called latencies. We present a high-level performance evaluation technique that can be used by a system designer to obtain distributions of these latencies. This technique is capable of capturing nondeterministic, probabilistic and real-time aspects in one go. Under the hood, the technique is equipped with two mechanisms: (i) selection of the right abstraction of the model (to prevent a state space explosion) by evaluating the performance of executing models of different complexities; and (ii) an efficient algorithm in which basic estimates, simulation, and (probabilistic) model checking are combined. We illustrate our approach with an case on image processing of interventional X-ray systems. CCS concepts • General and reference → Performance; Evaluation;

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Memory-Centric Characterization of ASCI Applications Via a Combined Approach of Statistical and Empirical Analysis

Memory latency is a substantial contributor to single processor performance loss. Latency hiding techniques such as out of order and speculative execution, outstanding loads to memory, and increases in cache size, have been implemented by chip designers to alleviate this bottleneck. Incorporation of such techniques in superscalar processors has made application performance evaluation a more di ...

متن کامل

Memory Latency Reduction with Fine-grain Migrating Threads in Numa Shared-memory Multiprocessors

In order to fully realize the potential performance benefits of large-scale NUMA shared memory multiprocessors, efficient techniques to reduce/tolerate long memory access latencies in such systems are to be developed. This paper discusses the concept, software and hardware support for memory latency reduction through fine-grain non-transparent thread migration, referred to as mobile multithread...

متن کامل

A High-Performance Optoelectronic Interconnect Router: Using Increased Bandwidth to Enable Latency Reduction

Continuing strides in processor performance impose the need for aggressive latency hiding/reduction techniques in order to fully exploit improved capabilities at the system level. These techniques demand increased interconnection bandwidth which, ultimately, can surpass that which can be supplied by current technology. This paper addresses this problem by presenting the design and implementatio...

متن کامل

Providing ultra‐short latency to user‐centric 5G applications at the mobile network edge

Mobile Edge Computing (MEC) will play a key role in next-generation mobile networks to extend the range of supported delay-sensitive applications. Furthermore, an increasing attention is paid to provide user-centric services, to better address the strict requirements of novel immersive applications. In this scenario, MEC solutions need to efficiently cope with user mobility, which requires fast...

متن کامل

Exploiting Instruction-Level Parallelism for Memory System Performance

Current microprocessors improve performance by exploiting instruction-level parallelism (ILP). ILP hardware techniques such as multiple instruction issue, out-of-order (dynamic) issue, and non-blocking reads can accelerate both computation and data memory references. Since computation speeds have been improving faster than data memory access times, memory system performance is quickly becoming ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015